INTRODUCTION
Recently, in the high-speed network con'puting era, :Or example, gigabit Ethernet, asyJnchronous trans7er mode (ATM) switches and high-speed lookup tables; higher speeds and lowe:. Lawer are needed to satisfy requirements of these !eading-edge applications.
One major problems of a CAM design compared to a SR1:A;4 design is its complexity. There are extra transistor and extra wiring in each cell, needed for the searching capabilities. Another problem is the amount of the power consumption. All the elements in the CAM are accessed on every access, where as in RAM only the portion used cell is a,Wcessed Hence, this paper is proposed to focus on reducing the power consumption of the CAM structure. This paper presents a new CAM cell design and adopts the architecture of static pseudo nMOS CAM word circuit [3] that achieves low-power and high-reliability features. The concept of the static pseudo nMOS CAM word circuit is described in section 2, and followed by section 3, which introduces the conventional CAM The basic CAM cell is shown in Fig. 3 [8] . It comprises a standard six-transistor SRAM cell, two nMOS transistors used as XOR function for data comparison, and an nMOS pull-down device tp drive the word MatchLine. In the write operation, the two pass transistors, MN1 and MN2, are turned on, and input data is stored in the standard SRAM cell. In the data search operation, only one of these transistors, MN3 and MN4, will be activated at a time since the gates are connected to two opposite sides of the SRAM cell. If the input data does not match the values that are prestored in the SRAM cell, then MN5 will be tumed on, pulling the MatchLine down to ground. If the MN5 in every cell in the word remains off, then the MatchLine will remain at a high value indicating a match. Otherwise, the MatchLine will be discharged to low. All bits in a same word share a MatchLine creating a wired AND. However, some the drawbacks of the basic CAM cell design are as followed: First, input circuits are two complementary heavy loading bit lines. Second, the frequently switching of two complementary bit lines is the one of the major source of power consumption in the basic CAM.
Ten-transistor CAM cell 131 Fig. 4 shows the ten-transistor CAM cell design. This ccll incorporates a standard five-transistor D-latch device to store a data bit in a single bit line SRAM structure. According to the considerations of the power consumption and the circuit reliability, the single bit line design can reduce almost half of heavy capacitance loading and avoid the phase skew FIGURE 3 BASIC NINE-TRANSISTOR CAM CELL. problem of two complementary bit lines. In addition, the other difference between basic CAM cell and this CAM cell is that the comparison circuit is realized by the four transistors CMOS type XOR gate instead of the nMOS pass transistors type XOR gate to achieve the full voltage swing.
Proposed CAM cell In this paper, a new nine-transistor CAM cell as shown in Fig. 5 The proposed CAM is used the structure of the static pseudo nMOS CAM word circuit with the proposed CAM cell. In the pMOS pull-up chain, there may have four states, (0, 0, 1, Vdd -VW), in each gate of pMOS transistors.
Therefore, the pMOS is tumed on when its gate is connected to 0 or Vdd -VIN. Consequently, the probability of the static current is (3/4)p. For example, if the partial bits are six then the probability of the static current is 0.178.
In the ten-transistor CAM cell design, under the same structure, the probability of the static current is (1/2)p. The added probability of the static current, (3/4/p -(1/2)p1 are caused by those gates of pMOS pull-up chain connected to the Vdd -VN. However, the static power dissipation of those added static current is caused by the sub-threshold current, and the effect on the total power consumption is small. Moreover, with the m words by n bits CAM size design, the proposed CAM can reduce the power consumption of m by n transistors when compared to the ten-transistor CAM. Therefore, the structure that using the static pseudo nMOS CAM word circuit with the proposed CAM cell design is expected to achieve low-power feature than that of other coniventional CAM cells.
COMPARISON RESULTS
The simulation results of the three CAM cells are based on the TSMC 0.25 um CMOS technology with a 2.5 V supply voltage. In CAM cell data searching operation, the searching speed depends on the difference between two compared data. More similar data takes more searching latency. Consequently, for measuring the maximum speed of these CAM structure, all data stored in these CAM are one-bit misses. 
